A Parallel Programmable Architecture for Linear and Nonlinear Filtering
نویسندگان
چکیده
| In this paper we introduce a parallel , programmable architecture capable of supporting both linear and nonlinear ltering. The proposed architecture consists of a ring of processors which can be conngured to operate like a sorter for order statistic based lters, and like a systolic array for linear lters. Such a structure also supports combination lters that are obtained by cascading linear and non-linear ters. In addition , this architecture eeciently computes lters with window sizes larger than the number of processors .
منابع مشابه
High Speed Pipelined Architecture for Adaptive Median Filter
Low level data processing functions, like FIR filtering, pattern recognition or correlation, where the parallel implementation is supported by architecture matched special purpose arithmetic; high throughput FPGA circuits easily outperform even the most advanced DSP processors. In this paper investigates a high-speed nonlinear Adaptive median filter implementation is presented. Then Adaptive Me...
متن کاملA Parameterized Design Framework for Hardware Implementation of Particle Filters
Particle filtering methods provide powerful techniques for solving non-linear state-estimation problems, and are applied to a variety of application areas in signal processing. Because of their vast computational complexity, real-time hardware implementation of particle-filter-based systems is a challenging task. However, many particle filter applications share common characteristics, and the s...
متن کاملParallel Architecture for the Solution of Linear Equations Systems Based on Division Free Gaussian Elimination Method Implemented in FPGA
This paper presents a parallel architecture for the solution of linear equations systems based on the Division Free Gaussian Elimination Method. This architecture was implemented in a Field Programmable Gate Array (FPGA). The division-free Gaussian elimination method was integrated in identical processors in a FPGA Spartan 3 of Xilinx. A top-down design was used. The proposed architecture can h...
متن کاملParallel Processors Architecture in FPGA for the Solution of Linear Equations Systems
This paper presents a parallel array of processors implemented in a Field Programmable Gate Array (FPGA) for the solution of linear equations systems. The solution is performed using the division-free Gaussian elimination method. This algorithm was implemented in integrated processors in a FPGA Spartan 3 of Xilinx. A top-down design was used. The proposed architecture can handle IEEE 754 single...
متن کاملA new SDN-based framework for wireless local area networks
Nowadays wireless networks are becoming important in personal and public communication andgrowing very rapidly. Similarly, Software Dened Network (SDN) is an emerging approach to over-come challenges of traditional networks. In this paper, a new SDN-based framework is proposedto ne-grained control of 802.11 Wireless LANs. This work describes the benets of programmableAcc...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2007